A Novel Deep Sub-micron Bus Coding for Low Energy
نویسندگان
چکیده
In modern digital circuits the total power attributed to wires is increasing. Reducing the power consumption in wires play a major role in low power design. Coupling transitions contribute to significant energy loss in deep sub-micron buses. Earlier schemes using the switching activity minimization based upon the substrate capacitances are not valid in these buses. Hence, a new low energy bus-encoding scheme is proposed which showed 10 % reduction in coupling transitions for 8 and 16 bit data.
منابع مشابه
Interconnect Modeling and Optimization in Deep Sub - Micron Technologies by Paul
Interconnect will be a major bottleneck for deep sub-micron technologies in the years to come. This dissertation addresses the communication aspect from a power consumption and transmission speed perspective. A model for the energy consumption associated with data transmission through deep sub-micron technology buses is derived. The capacitive and inductive coupling between the bus lines as wel...
متن کاملInterconnect modeling and optimization in deep sub-micron technologies
Interconnect will be a major bottleneck for deep sub-micron technologies in the years to come. This dissertation addresses the communication aspect from a power consumption and transmission speed perspective. A model for the energy consumption associated with data transmission through deep sub-micron technology buses is derived. The capacitive and inductive coupling between the bus lines as wel...
متن کاملMaximum achievable energy reduction using coding with applications to deep sub-micron buses
minimum energy per bit required for communicating through deep sub-micron buses at a given bit rate is solved with an explicit answer. It is also shown that this minimum energy per bit can be achieved using coding techniques. Moreover, a differential coding scheme is proposed that achieves most of the possible energy reduction. The methodology given here also applies to more general communicati...
متن کاملOptimization of Delay and Energy in On-Chip Buses using Bus Encoding Technique
In very deep sub-micron (VDSM) fault-tolerant busses, crosstalk noise and logic faults caused due to shrinking wiresize and reduced inter-wire spacing are major factors affecting the performance of onchip interconnects, such as high power consumption and increased delay. In this paper we propose a bus optimization technique which reduce the energy and power-delay using Hamming Single Error Corr...
متن کاملDesign issues for bus switch systems in deep sub-micro metric CMOS technologies
The high data-rate communication channels represent one of the most power-aware design problem, trying to decrease energy consumption maintain acceptable some other performance constraints. In this context, the bus-switch mechanism represents a novel and efficient bus encoding approach for low-power data off-chip buses. It is based on tentatively encoding, clustering, reordering and encoding a ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004